A fully integrated differential class-AB power amplifier has been designed in a 0.25um CMOS technology. It is intended for medium output power ranges such as Bluetooth class I, and has an operating frequency of 2.45GHz. By using two parallel output stages that can he switched on or off, a high efficiency can be achieved for both high and low output power levels. The simulated maximum output power is 22.7 dBm, while the maximum poweradded efficiency is 22%.
I. INTRODUCTION
With the recent emergence of shon-range communication standards such as Bluetooth, the research interest for highly integrated power amplifiers (PAS) has increased [I-131. For frequencies up to several GHz and low to medium output power, CMOS may be an alternative to stand-alone power amplifiers, offering a higher level of integration in a relatively cheap technology, in exchange for less efficiency and a lower maximum output power.
In most communication systems transmitter output power control is required. In order to increase the battery lifetime, it is important to have a relatively high efficiency over the whole PA output power range, i.e. for both lower and higher output power, since the PA is more likely to operate at lower than higher output power.
For the Bluetooth standard the highest output power is 20 dBm (class I, 1141) which is feasible for CMOS implementation (see . Moreover, a constant envelope modulation scheme is used, implying that linearity of the PA is not a critical issue for this standard.
In this work a class-AB power amplifier is described that consists of two stages, with the output stage comprising two parallel blocks that may be switched on or off (see fig. 2 ). In this way the efficiency may he optimized for different output power settings. The output impedance transformation network is fully integrated.
The paper is structured as follows: First some PA theory is described, then the design itself is presented. Simulation results are shown in Section 4, and finally conclusions are presented. 
ANALYSIS
In fig. 1 
Non-idealities
For high voltage swings the transistor will enter the linear region, and no longer behave as an ideal current source. Assuming an output stage with an integrated currentsupplying inductor and a switch at VDD. allowing the whole stage to be turned on or off, other non-idealities may he identified such as the series resistance of the inductor and the on-resistance of the supply switch, both reducing the bias voltage at the drain. Moreover, the finite output impedance of the transistor and the finite quality factor Q of the passives in the matching network will cause power loss. To compensate for these losses, a PA is generally designed for a higher Poutmar by reducing Rap, in Eq. 3.
1II.DESIGN
A fully integrated 2.45 GHz PA was implemented in a 0.25um CMOS technology. In order to implement different output power settings and increase the average efficiency, two parallel output blocks were used (see fig. 2 ). Due to die size considerations the number of parallel blocks was limited to two.
The matching network was chosen so that a maximum output power of 22 dBm was achieved with both blocks on. When one stage is off, the matching network provides a higher hPt and thus a lower Pout,-In this way a relatively high average efficiency over the total PA output power range can be achieved. For the output stage no casccde transistors are used, since this would increase the knee voltage and thus decrease A switch in the signal path at the output would also have a negative impact on the output power and thns on the efficiency, and was therefore avoided as well.
The input capacitance of the output stage forms a large part of the total capacitance at the drain of M2 which is parallel to LD, see fig. 2 . When switching offone stage (by changing the gate bias to VDD and opening the VDD switch), the input capacitance will change significantly. In order to decrease the impact on input stage tuning, a rather small AC coupling capacitance is used between the inputand output stage.
By connecting the two output nodes as shown in fig. 2 , the two parallel stages share I,,, C3 and Lbw Only C,, and C2 are available to separately design kp, for each stage. Moreover, due to numzmus parasitic capacitances and size restrictions of integrated passives, the impedance transformation ratio cannot he varied ovix a wide range.
Generally when parallel output stages are used, power combining is implemented either through a transformer [3] or transmission lines [5] . In this design, however, the two stages are not isolated, meaning that the network of one stage has an impact on the impedance transformation of the other.
The matching network for one output stage may be drawn as shown in fig. 3 . The two output stages are connected at point P.
- Comparing fig. 2 with fig. 3 one can see that the matching network includes parasitic capacitance at the drain of the FET (incorporated in C2), as well as the on-chip output node (in C3).
The 5M1P 0.25um CMOS technology offers thickmetal inductors with quality factors ranging from approximately 5 to 15. For L2 and Ls inductors provided by the manufacturer were used. L, and L, were designed using Fast Henry [16] and ASITIC [17] . For the integrated matching network, MOM (metal-oxidemetal) capacitors with highest quality (Q) factor available in this technology were used. The FETs M, and M, in fig. 2 do not have minimum gate length, but 0.32pm, and have a higher breakdown voltage.
IV. SIMULATION RESULTS
The above described design was simulated using SpectreRF, with BSIM3v3 models. Post-layout parasitics were taken into account. The layout is shown in fig. 4 . Moreover, the PA includes measures to improve the average efficiency.
V. CONCLUSIONS
A 2.45 GHz power amplifier has been designed in a 0.25urn CMOS technology. The PA is fully integrated, including output matching network. Simulations show that an output power of 22.7 dBm may be achieved with a maximum PAE of 22%. The average efficiency has been improved by using two parallel output stages. 
